In VHDL, data can be each of the following types except .

M

Mr. Dubey • 52.30K Points
Coach

Q. In VHDL, data can be each of the following types except .

(A) bit

(B) bit_vector

(C) std_logic

(D) std_vect or

Correct : Option (D)

Share

Discusssion

Login to discuss.

Be the first to start discuss.

Related MCQs

Q. what will be the output of the following Python code snippet? def example(a): a = a + '2' a = a*2 return a >>>example("hello")

Q. Which of the following is the correct statement?

Q. wait system call…………

Q. According to boolean law: A + 1 = ?

Q. Which of the following is the result of a select statement?

Q. The explanatory parts of the UML model are known as ________

Q. What is the output of the following program? from math import * a = 2.13 b = 3.7777 c = -3.12 print(int(a), floor(b), ceil(c), fabs(c))

Q. Errors may occur in performing numerical computation on the computer due to which of the following reasons?

Q. The network topology is constrained to be .