A J-K flip-flop has two control inputs. What happens to the Q output on the active edge of the clock if both control inputs are asserted simultaneously?

Home / Engineering / Digital Electronics and Logic Design / Question

Mr. Dubey • 51.43K Points
Coach

Q.) A J-K flip-flop has two control inputs. What happens to the Q output on the active edge of the clock if both control inputs are asserted simultaneously?

(A) the q output toggles to the other state.

(B) the q output is set to 1.

(D) the q output remains unchanged .

Correct answer : Option (A) - the q output toggles to the other state.

Discusssion

Related MCQs on Digital Electronics and Logic Design

Q. A process P1 has a period of 50 and a CPU burst of t1 = 25, P2 has a period of 80 and a CPU burst of 35., can the two processes be scheduled using the EDF algorithm without missing their respective deadlines?

Q. In a relational schema, each tuple is dividedinto fields called

Q. The advantage of a two-way list and a circular header list is combined into a ________.

Q. A monitor is a type of

Q. Which of the following two operations are provided by the IPC facility?

Q. In a typical picture, most pixels will be

Q. dev/nul

Q. Which of the following describes the Builder pattern correctly?

Q. Diagrams which are used to distribute files, libraries, and tables across topology of hardware are called

Q. Fuzzy logic deals with which of the following