Home / Engineering / Digital Logic Circuits (DLC) / Question
M
Q.) In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is
Related MCQs on Digital Logic Circuits (DLC)
Q. How many AND gates are required for a 1-to-8 multiplexer?
Q. Which among the following are valid questions raised for the top level architectural model?
Q. Multi-dimensional knowledge is
Q. RTP provides the facility of jitter ____________
Q. One of the main characteristics of Linked Stream Data is “Live Streaming”.
Q. What factors does a software architecture results in?
Q. What is the result of round(0.5) – round(-0.5)?
Q. The functions of execution and sequencing are performed by using
Q. A device similar to a flash drive
Q. A transaction is delimited by statements (or function calls) of the form
Discusssion
Login to discuss.