R

Ram Sharma • 193.86K Points
Coach 

Q. Outputs of the AND gate in PLD is known as

(A) input lines
(B) output lines
(C) strobe lines
(D) control lines
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.

Related Posts

Q. State transition happens in every clock cycle.

Q. Whose operations are more faster among the following?

Q. Applications of PLAs are

Q. A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing

Q. Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

Q. One multiplexer can take the place of

Q. What happens if the input is low in FSM?

Q. The equivalent of emitter-coupled logic made out of FETs is called

Q. How many basic binary subtraction operations are possible?

Q. How many inputs are required for a digital comparator?

View All Posts

Question analytics