P

Priyanka Tomar • 35.28K Points
Coach 

Q. When both inputs of SR latches are low, the latch

(A) q output goes high
(B) q’ output goes high
(C) it remains in its previously set or reset state
(D) it goes to its next set or reset state
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.

Related Posts

Q. The full form of SIPO is

Q. The sequential circuit is also called

Q. The full form of ECL is

Q. The full form of VLSI is

Q. Which one of the following has capability to store data in extremely high densities?

Q. TTL 74LS85 is a

Q. The check sum method of testing a ROM

Q. A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?

Q. The boolean function A + BC is a reduced form of

Q. A DAC changes ________.

View All Posts

Question analytics