R

Ranjeet • 34.60K Points
Instructor I 

Q. Settling time is normally defined as the time it takes a DAC to settle within ________.

(A) 1/8 lsb of its final value when a change occurs in the input code
(B) 1/4 lsb of its final value when a change occurs in the input code
(C) 1/2 lsb of its final value when a change occurs in the input code
(D) 1 lsb of its final value when a change occurs in the input code
Share

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.

Related Posts

Q. It should be kept in mind that don’t care terms should be used along with the terms that are present in

Q. Half-adders have a major limitation in that they cannot

Q. The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains

Q. In which of the following gates the output is 1 if and only if at least one input is 1?

Q. How many addresses a MOS EPROM have?

Q. DeMorgan’s theorem states that

Q. Show from the truth table how an exclusive-OR gate can be used to invert the data on one input if the other input is a special control function.

Q. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?

Q. The canonical sum of product form of the function y(A,B) = A + B is

Q. When both inputs of a J-K flip-flop cycle, the output will

View All Posts

Question analytics