Related Posts

Q. Simplify Y = AB’ + (A’ + B)C.

Q. Data stored in an electronic memory cell can be accessed at random and on demand

Q. The purpose of a Digital Comparator is

Q. Select the statement that best describes the parity method of error detection:

Q. Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, Q0-Q3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?

Q. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first)

Q. The FPGA refers to

Q. Which of the following logic families has the shortest propagation delay?

Q. In case of XOR/XNOR simplification we have to look for the following

Q. The n-bit address is placed in the