Computer Architecture MCQs | Page - 58

Dear candidates you will find MCQ questions of Computer Architecture here. Learn these questions and prepare yourself for coming examinations and interviews. You can check the right answer of any question by clicking on any option or by clicking view answer button.

M

Mr. Dubey • 97.30K Points
Coach

Q. The drawback of building a large memory with DRAM is

  • (A) the large cost factor
  • (B) the inefficient memory organisation
  • (C) the slow speed of operation
  • (D) all of the mentioned
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. To overcome the slow operating speeds of the secondary memory we make use of faster flash drives.

  • (A) true
  • (B) false
  • (C) ---
  • (D) ---
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. The fastest data access is provided using

  • (A) caches
  • (B) dram’s
  • (C) sram’s
  • (D) registers
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. In set-associative technique, the blocks are grouped into sets.

  • (A) 4
  • (B) 8
  • (C) 12
  • (D) 6
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. A control bit called has to be provided to each block in set- associative.

  • (A) idol bit
  • (B) valid bit
  • (C) reference bit
  • (D) all of the mentioned
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. The bit used to indicate whether the block was recently used or not is

  • (A) idol bit
  • (B) control bit
  • (C) reference bit
  • (D) dirty bit
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. Data which is not up-to date is called as

  • (A) spoilt data
  • (B) stale data
  • (C) dirty data
  • (D) none of the mentioned
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. The main memory is structured into modules each with its own address register called

  • (A) abr
  • (B) tlb
  • (C) pc
  • (D) ir
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. When consecutive memory locations are accessed only one module is accessed at a time.

  • (A) true
  • (B) false
  • (C) ---
  • (D) ---
Show Answer Discuss Share

M

Mr. Dubey • 97.30K Points
Coach

Q. In memory interleaving, the lower order bits of the address is used to

  • (A) get the data
  • (B) get the address of the module
  • (C) get the address of the data within the module
  • (D) none of the mentioned
Show Answer Discuss Share

Jump to

Download our easy to use, user friendly Android App from Play Store. And learn MCQs with one click.

Image