Home / Engineering / Digital Logic Circuits (DLC) MCQs / Page 34

Digital Logic Circuits (DLC) MCQs | Page - 34

Dear candidates you will find MCQ questions of Digital Logic Circuits (DLC) here. Learn these questions and prepare yourself for coming examinations and interviews. You can check the right answer of any question by clicking on any option or by clicking view answer button.

M

Mr. Dubey • 51.17K Points
Coach

Q. 331) Which of the following react faster to inputs?

(A) sequencer
(B) generators
(C) mealy machines
(D) moore machines
View Answer Discuss Share

M

Mr. Dubey • 51.17K Points
Coach

Q. 332) What is the first state of FSM?

(A) wait loop state
(B) initial state
(C) output state
(D) activate pulse state
View Answer Discuss Share

M

Mr. Dubey • 51.17K Points
Coach

Q. 333) Mealy machines have states than Moore machine.

(A) fewer
(B) more
(C) equal
(D) negligible
View Answer Discuss Share

M

Mr. Dubey • 51.17K Points
Coach

Q. 334) In mealy type FSM, the path is labelled by which of the following?

(A) inputs
(B) outputs
(C) both inputs and outputs
(D) current state
View Answer Discuss Share

M

Mr. Dubey • 51.17K Points
Coach

Q. 335) The process statement used in combinational circuits is called process.

(A) combinational
(B) clocked
(C) unclocked
(D) sequential
View Answer Discuss Share

M

Mr. Dubey • 51.17K Points
Coach

Q. 336) Why we need to include all the input signals in the sensitivity list of the process?

(A) to monitor the output continuously
(B) to monitor the input continuously
(C) to make the circuit synthesizable by eda tools
(D) no special purpose
View Answer Discuss Share